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In this paper, we have presented modeling of drain current for single material surrounded gate SOI 
MOSFET (SMG SGT SOI MOSFET) whose channel length is 40nm. We have studied the behavior of de-
vice by varying various device parameters in Linear, Saturation, and Sub-threshold regions. We have also 
presented a drain current model incorporating DIBL. The comparison between previously presented model 
with channel length  50 nm and our scaled model is also presented in various regions of  device operation. 
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1. INTRODUCTION 
 
Reducing down or scaling down of traditional 
MOSFET has been of main focus. Reducing the device 
dimensions improves performance of device and it leads to 
less power consumption. Scaling is the most outstanding 
technological challenge in today’s era [1, 2]. Devices used 
for the nano scale applications are  based on many gate 
structures like – two Gate or double gate (DG) [3], three 
gate or triple gate [4, 5] or fin shaped gate (FinFET) [6, 7] 
and gate all around(GAA) or cylindrical gate/or surround-
ed gate (CGT/SGT) [8, 9]. These devices can be regarded 
as near ideal technology, and can be used for manufactur-
ing IC’s. They offer many advantages than single gate SOI 
MOSFET such as higher drive current, high package den-
sities, low sub threshold slope. The main reason of these 
advantages is – the better control over the channel region. 
And due to this, these structures are strongly immune to 
short channel effects (SCE’s) [10]. 
We know that when we reduce the dimensions of 
channel region below a particular value, it leads to 
many short channel effects (SCEs). Charge sharing also 
reduces the ability of the gate voltage to control the 
drain current. The surround gate SOI MOSFET [11-13] 
is a solution (actually one of the solutions) for improving 
the device performance and also for controlling limita-
tions due to scaling. In surrounded gate SOI MOSFET, 
the gate surrounds the channel from all sides. Gate in 
surrounded gate SOI MOSFET is of cylindrical form 
and the drain and source regions lie on the two edges of 
the MOSFET. Due to the gate surrounding the channel 
from all the sides, there is better control over the chan-
nel region, SCEs are reduced and the performance of 
device is improved. Dual material surrounded gate 
MOSFET (SGT MOSFET) is also a solution for better 
performance and reduced short channel effects (SCEs). 
The only problem in dual material surrounded gate 
MOSFET (DMG SGT MOSFET) is it’s complex manu-
facturing process and structure, which leads to complex 
calculations. Single material surrounded gate MOSFET 
(SGT MOSFET) is simple to manufacture as compared 
to the dual material SGT MOSFET.Single material sur-
rounded gate SOI MOSFET can be shown in the Fig. 1. 
 
 
 
Fig. 1 – Surrounded gate SOI MOSFET 
 
In this work, we have developed a complete drain 
current model. The effectiveness of the nano scaled sin-
gle material surrounded gate SOI MOSFET has also 
been compared with performance of dual material sur-
rounded gate MOSFET of channel length 50 nm. 
 
2. ANALYTICAL MODELING 
 
Different regions of operation are discussed below: 
 
2.1 Linear Region 
 
In order to obtain the drain current model, first drain 
currents are obtained in source and drain ends and then, 
an expression is obtained for linear region. The drain 
current in the strong inversion region is mainly given by 
drift tendency and we can express it as [14]: 
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where 2 R  device width, R  is the radius. ( )V z – po-
tential of channel along z direction. ( )dV z dz is the 
electric field along z direction. satE  is critical electric 
field and is equal to 2 satV  . satV  is simply the Satura-
tion velocity.  – mobility, and is given as: 
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where 0  – electron mobility with value 677 cm
2/Vs. 
refN  and S  involve tradeoffs between impurity scat-
tering and photon, respectively and are given as 
223 10refN    m 
– 3, S  350. AN – doping concentration 
of p type region. ( )nQ z is the surface charge density at 
point z and is given by: 
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where, gsV is the gate to source voltage. thV is the 
threshold voltage. And oxC – gate oxide capacitance per 
unit area of SMG  SGT MOSFET and is given as: 
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where 
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Now, in order to obtain the complete drain current 
equation for linear region, equation (1) is simplified. 
Substituting equations (2) to (5) in equation (1), and 
integrating, following drain current equation for linear 
region is obtained: 
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where,Vds – drain to source voltage 
 
 2 satE V   (7) 
 
2.2 Saturation Region 
 
In this region, drain current equation is expressed 
as [14]: 
 2dsat sat nsatI RV Q  (8) 
 
where, dsatI – represents saturation drain current, and 
nsatQ  – inversion charge obtained at ds dsatV V  and is 
given by: 
 
 ( )nsat ox gs th dsatQ C V V V    (9) 
 
Using above equation in eq. (8), we get 
  2dsat sat ox gs th dsatI RV C V V V    (10) 
 
where, Vth is threshold voltage of SMG SGT MOSFET. 
Vdsat is the drain saturation voltage and can be ob-
tained by equating Eqs. (6) And (10) at ds dsatV V  and 
is given as: 
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As the length of the channel of the device reduces, 
short channel effects (SCEs) like drain induced barrier 
lowering (DIBL) comes into action and it affects the 
behavior of the device. Due to DIBL, the charge in 
channel in short channeled devices is mainly controlled 
by the drain potential instead of being controlled by 
gate potential which causes threshold voltage to roll off 
and degrades the performance of our device. So, it is 
important that we incorporate DIBL effect in our SMG 
structure so that we can develop precise model of the 
drain current. DIBL can be defined as [14]: 
 
 _ _( 0.05) ( ) ,th ds th ds th lin th satDIBL V V V V V V     (12) 
 
where, _th linV  – Threshold voltage in linear region. 
_th satV  – Threshold voltage in saturation region. 
We can incorporate DIBL effect in the above model of 
drain current by replacing threshold voltage (Vth) in Eq. 
(6) by Vth” 
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Using Eqs. (11) And (12), we can write 
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Now, when Vds is higher than Vdsat, the pinch off point 
or the saturation velocity moves towards source and 
difference in the voltage ( ds dsatV V ) is dropped along 
the length ld. It results in smaller channel length than 
physical channel length and it induces an increase in 
drain current. 
The drop in velocity at the velocity saturation re-
gion is given by [14] 
 
 sinh( )ds dsat sat d satV V I E l l   (15) 
 
where, ld – length of velocity saturated region, and lsat – 
characteristic length of the velocity saturated region 
and is considered as the fitting parameter.  
Hence, with CLM effect included, we can obtain the 
saturation current simply by replacing the term L by L-
ld in Eq. (14) and can be expressed as: 
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Table 1 – Parameters and their values used in simulation 
 
Parameters Used Values 
Boltzmann constant (k) 23 11.3807 10 JK   
Permittivity of free space(ԑ0) 128.85 10 F m  
Elementary charge(q) 191.6 10 C  
Thermal Voltage(VT) 0.0258V  
Temperature(T) 300K  
Carrier conc. of Si (Intrin  sic) (ni) 16 31.45 10 m  
Carrier conc. (Conduction band) (Nc) 25 32.8 10 m  
Carrier conc. (Valence band) (Nv) 25 31.04 10 m  
Saturation velocity(Vsat)  510 m s  
 
2.3 Sub-threshold Region 
 
This current is leakage current which affects dy-
namic circuits and determines the standby power con-
sumption in Very Large Scale Integration (VLSI). This 
regime describes switching behavior of devices and is 
very important for the low power applications. So, it is 
important to maintain quite good sub-threshold charac-
teristics. This current can be obtained using the min. 
surface potential and can be expressed as: 
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where, Vt – thermal voltage and is given by: 
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3. RESULTS AND DISCUSSIONS 
 
In order to analyze the importance of silicon-single 
material SGT SOI MOSFET design, we modeled various 
parameters and we then compared our results obtained 
for scaled SMG with DMG. 
The proposed model of drain current is accomplished 
for channel length equal to, L  40 nm, radius of the de-
vice, R  15nm, oxide thickness equal to, tox  3 nm, uni-
formly doped Source and/or drain, ND having doping 
density approx 5 × 1019 cm – 3, p substrate doping, NA 
having doping density 1016 cm – 3. We have used Drift 
diffusion model [9] and we have neglected quantum me-
chanical effect [15]. Various constants and other param-
eters which were used in the analysis and/or simulation 
are shown in Table 1. 
Fig. 2 shows variation of drain current as a function 
of drain to source voltage in linear region of device oper-
ation at Vgs  1.6 V, Vgs  1.8 V and Vgs  2 V, Vds is varied 
from 0 V to 1 V and Vth  0.3 V. Drain current is calcu-
lated in Amperes. The linear behavior can be seen from 
the graph for Vds almost up to 0.1 V.  
Fig. 3 shows the comparison between the nano scaled 
device whose parameters were stated above with non 
scaled DMG device having parameters: channel length 
equal to, L  50 nm, radius of the device is, R  10 nm, 
oxide thickness is equal to, tox  2.5 nm, uniformly doped 
Source and/or drain, ND having doping density 
5 × 1019 cm – 3 p substrate doping, A having doping densi-
ty1016 cm – 3, work-function at the Nsource end (Øm1) is 
equal to 4.8 eV (Au) and work- function at the drain end 
(Øm2) is equal to 4.4 eV (Ti). 
It can be clearly seen from Fig.3 that the nano scaled 
SMG leads to increase in drain current in comparison to 
DMG device. So, that means that the performance of the 
SMG device is better than the DMG of channel length 
50 nm. 
 
 
 
Fig. 2 – Variation of ID as a function of VDS at different gate 
bias in linear region of device Operation 
 
 
Above comparison was in the linear region of device 
operation. Now, we will encounter the performance of 
our device in the Saturation region. 
Fig. 4 Shows the variation of drain current (ID) as a 
function of drain to source voltage (VDS) at Vgs  1.9 V, 
Vgs  2.9 V, and V gs  3.9 V, and Vds is varied from 0 V 
to 1.4 V and, Vth  0.3 V. Saturation occurs somewhere 
near Vds > 0.4 V. It can be seen from the graph that Sat-
uration behavior  is more prominent  at higher values of 
Vgs. As Vgs is increased, saturation curve becomes 
straighter. 
We also compared the behavior of our device with the 
DMG and analyzed the results. Fig. 5 shows the compar-
ison of drain currents between SMG and DMG at same 
Vth and different values of Vgs.  
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Fig. 3 – Comparison of drain currents in nano Scaled SMG 
and DMG (L  50 nm) at different Vgs in linear region 
 
As seen from the graph, it is evident that the nano 
scaled SMG exhibit better performance than DMG. The 
current value is higher in SMG than in DMG which 
means that in SMG a small voltage can cause higher 
current to flow as compared to the DMG in which at the 
same voltage less current will flow than SMG. 
 
 
 
Fig. 4 – Variation of ID with respect to VDS at different gate 
bias in Saturation region of device operation 
 
Now, for the Sub-threshold region, we calculated 
the sub threshold current at various values of drain to 
source bias with Vth  0.3 V and at three values of gate 
to source potential: Vgs  0.20 V, Vgs  0.24 V, and 
Vgs  0.26 V. Fig. 6 shows the drain current variation 
with respect to drain to source voltage for the sub 
threshold region. Drain to source (Vds) in the graph is 
varied from 0 V to 0.05 V with a very small varying in-
terval of 0.02 V. It can be clearly seen that the value of 
sub threshold current is very small which suggests  
 
 
Fig. 5 – Comparison of drain currents in nano Scaled SMG 
and DMG at different Vgs in Saturation region 
 
 
 
Fig. 6 – Sub threshold or leakage current at different gate to 
source bias 
 
that during switching, leakage current with be very mi-
nute in our nano scaled device. 
 
4. CONCLUSIOS 
 
A single material surrounded gate SOI MOSFET 
structure is presented as well as analyzed. We devel-
oped a complete efficient model of drain current to an-
ticipate the current-voltage characteristics. Further, 
the drain current model of the nano scaled Single ma-
terial Surrounded gate SOI MOSFET was compared 
with Dual material surrounded gate MOSFET struc-
ture with channel length 50 nm. It has been manifested 
that SMG design is not only simpler but it also offers 
quite superior characteristics in terms of higher drain 
current. 
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